As a novel rapid acquisition scheme, the partial correlation with frequency sweeping (PC-FS) method is proposed for acquisition of direct-sequence spread-spectrum (DSSS) signal in the presence of Doppler shift. The output performance of the PC-FS scheme is analyzed and a hardware structure which can largely accelerate the synchronization process is designed. Application results show that new acquisition scheme can provide a significant improvement in flexibility and efficiency over the PMF-FFT method.
Introduction
Direct-sequence spread-spectrum (DSSS) techniques have played an important role in today's mobile digital transmission schemes [1] . An important step towards an efficiently working DSSS system is rapid and reliable synchronization. The synchronization process is normally divided into two parts: acquisition and tracking. This paper is concerned with acquisition only.
Many DSSS-based wireless systems, e.g., the Global Positioning System (GPS) and CDMA2000, often cause a large Doppler shift between the transmitter and the receiver [2] , [3] . The Doppler shift can incur a significant reduction of the correlation peak which is used to indicate code synchronization, and consequently result in a substantial degradation of acquisition performance [4] . In the presence of Doppler shift, the conventional approach is to sequentially search all code phases over the range of anticipated frequency offsets [5] . This method costs less hardware resources but leads to large acquisition times. Ref. [6] proposes a method combining partial matched filter with Fast Fourier Transform (PMF-FFT) which utilizes FFT to search carrier frequency. This method largely accelerates the synchronization process compared to conventional techniques. But it costs much more hardware resources and can't work efficiently.
In this paper, we propose a novel rapid acquisition scheme by using partial correlation with frequency sweeping (PC-FS) and design a hardware structure for the acquisition process. Application results demonstrate that the new scheme can reduce the 2-dimentional search problem to a 1-dimentinal code phase search and provide a significant improvement in flexibility and efficiency over the PMF-FFT method.
System Model
Considering a standard BPSK-DSSS system, when the data modulation is not considered, the received signal ( ) r t may be expressed as
where A is the received signal amplitude, ( ) Acquisition is a search process to find the parameter τ and d f as fast as possible.
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Principle of the proposed scheme
A block diagram of the proposed PC-FS acquisition scheme is shown in Fig. 1 .
The received signal ( ) r t is down-converted to zero frequency by multiplying 0 cos( ) t ω and 0 sin( ) t ω generated by the local carrier generator, and then filtered by the low pass filter (LPF) to remove the duple frequency. Ignoring the effect of the noise, we get
When the code synchronization is achieved (i.e., 0 τ = ), 1 
The P ( / P L M = ) partial results of each branch are buffered and fed into the frequency sweeping (FS) module. The FS module generates a series of frequency offset factors which are complex multiplied by the partial results and the results are summed. We can get 
f f = , the energy loss incurred by Doppler shift is almost totally compensated.
Hardware implementation
The hardware structure of the PC-FS acquisition scheme is shown in Fig.2 . The data of the I/Q branch enters the PC module at chip rate c R . Partial correlation is a integration-and-dump stage, so the data rate
of the partial results is lowed to / c R M . There are two RAMs of each branch to store the P partial results. When one RAM is storing the partial results of a special code phase, the other RAM is outputting the P partial results of the former code phase K times at a high rate / c R K M , where K is a integer. The output of the RAM at the reading state of the I/Q branch is selected by the MUX unit and complex multiplied by the frequency factors generated by the NCO. The K frequency words are stored in a ROM for the NCO to generate K series of frequency factors for frequency sweeping. Thus, the search process of the acquisition can work continuously and the 2-dimentional search problem is reduced to a 1-dimentional code phase search.
In the acquisition process, the minimum search time can be obtained when code phase synchronization is accomplished at the beginning of acquisition, and the maximum search time is obtained when all code phases should be searched. Thus, the mean time for acquisition by using the proposed structure can be represented as 
Performance Analysis
Considering a DSSS system with a PN code of 512 L = chips, chip rate 1.2288
, Doppler shift range=±5KHz. We set the partial correlation length M=32, and the frequency sweeping step size=400Hz. The P=16 partial results are buffered and repeatedly flowed out from the RAM 32 times at the rate 1.2288MHz (K=M). Thus, the frequency search range=±6.4KHz. Fig. 3 . shows the normalized output of the PC-FS and the PMF-FFT scheme with different FFT sizes. It can be seen that the maximum energy loss of PC-FS scheme is only about 0.3dB. When using PMF-FFT method, the detection output suffers from different energy loss according to the FFT size. The maximum energy loss is about 4dB for 16pt-FFT while 0.5dB for 64-pt FFT. Large FFT sizes should be used to obtain good detection performance, but this will cost much more hardware resources.
On the other hand, the search bandwidth for the PMF-FFT method is constant when the correlation length is fixed. Thus, there may be many FFT bins outside the Doppler range, e.g., there are only 18 bins in the Doppler range ±5KHz while 46 bins are wasted for the 64-pt FFT case. In PC-FS acquisition, a proper frequency step size is selected and frequency sweeping is done only in the Doppler range.
Consequently, the PC-FS can provide improvement in flexibility and efficiency over the PMF-FFT method. 
Conclusion
In this paper, we have proposed a novel rapid acquisition scheme that is called PC-FS for DSSS signal acquisition in the presence of Doppler shift. We have first analyzed the output performance of the scheme and, then, have designed a hardware structure which can largely accelerate the synchronization process based on PC-FS method. Application results show this acquisition scheme can provide significant improvement in flexibility and efficiency over the PMF-FFT method.
